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1 Introduction
Power efficiency and linearity are two important proper-
ties in conventional linear amplifier design and cannot be
achieved simultaneously. Linear amplification with nonlinear
components (LINC [1]) can produce output signals with high
linearity after combining the antiphase outputs of two nonlin-
ear power amplifiers. Envelope elimination and restoration
(EER [2]) is an approach for high efficiency amplification.
Due to the class-S power amplifier which acts as a power sup-
ply for the output power amplifier of EER, EER is limited to a
signal with bandwidths up to serveral MHz. The combination
of LINC and EER (CLIER [3]) takes advantage of three non-
linear power amplifiers to achieve linear amplification. The
inherent characteristic of this architecture allows power am-
plifiers to continuously operate at their peak power efficiency,
and potentially improves the overall efficiency of the system.
The structure is shown in Fig. 1. However, a major disadvan-
tage of this approach is the power wasted when the two power
amplifiers are outphasing if a conventional 180° hybrid is
used as a combiner. An alternative combining approach,
named after Chireix and extensively analyzed in [4], suffers
from incomplete isolation of the two Class-E power amplifi-
ers. The two amplified signal components tend to travel and
reflect back and forth between two amplifier branches, and
the two amplifiers appear to be interfering with each other. As
a result, a significant signal distortion can occur. In this paper,
a different approach is presented and designed – the hybrid
approach with a rat race coupler is used, but the power recy-
cling scheme simply takes a RF-DC converter to recycle part
of the wasted power back to the battery and enhance power
efficiency. The focus of this paper is on the recycling network.
2 Theory
The baseband source signal of CLIER S(t) can be written
as
S t a t e j t( ) ( ) ( )  , a t( ) , 0 (1)
where a(t) is the envelope of the baseband input signal and
ej(t) describes the phase of the baseband input signal. The
envelope of the input signal is digitally low pass filtered. The
resulting signal a1(t) is amplified using a highly efficient class
S amplifier.
The quotient of the envelope a(t) and the lowpass filtered
envelope a1(t) and the original phase of the signal are now
amplified via the LINC principle. The resulting out-phasing
phase (t) is given by
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Fig. 1: Block diagram of CLIER principle
Note that the argument of the arccosine is limited to 
1,
and if the limits are exceeded, clipping occurs. The amount of
clipping is determined by the clipping factor k, the lower part
of the envelope a1(t) is fed to the class E amplifier via the
supply voltage restoring the lower part of the envelope.
The baseband representation of the signal is then after the
DSP the resulting LINC signals can be written as
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These two signals are fed into a 3 dB combiner. If the two
amplifier branches are perfectly matched, i.e., their gain and
phase characteristics are precisely the same, an amplified
replica of the original signal can be achieved, as the in-phase
components add together and the out-of-phase components
cancel each other. In this case the desired output signal is ob-
tained at the summing port. The differential portion of the
power is consumed at the resistive load and turns into waste
heat, which degrades the overall power efficiency of CLIER.
An important figure of merit of a LINC based system is the
average output efficiency, which can be expressed as
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where S t( ) and S t( ) are the in-phase components and out-
-phase components of S1(t) and S2(t), respectively. It describes
how much of the produced power is used at the output. In this
paper a technique for partial recovery of the wasted power at
the differential port is implemented. The isolation between
the two amplifiers is not degraded. This new technique was
called power recycling or re-use technique in [5, 6]. The idea
is simple – replace the power wasted resistive load with a
RF-DC converter to recover the wasted power back to the
power supply, and hence improve the overall power effi-
ciency of the amplifier system. Then the overall efficiency of
the entire CLIER system can be written as
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in which O , C , E , S , R are the output efficiency, the effi-
ciency of the combiner, the efficiency of the class E amplifier,
the efficiency of the class S amplifier and the efficiency of the
recycling network respectively. The total efficiency in de-
pendency on the output and the recycling efficiency is shown
in Fig. 2. We can see that the system efficiency depends on the
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Fig. 2: Efficiency depending of tha output efficiency O and the
recycling efficiency R . The other values are C  095. ,
E  09. , S  09. .
Fig. 3: Outphasing power amplifier with power recycling
output efficiency. The system efficiency increases significantly
with recycling for medium O . A diagram of this recycling ap-
proach is illustrated in Fig. 3. A 180° hybrid combiner is con-
figured as the power splitter to divide the wasted power into
two 180° outphased portions. These two signals are then fed
to a high-speed Schottky diode pair through an impedance
matching network. The Schottky diodes rectify the RF waves
and the DC components are withdrawn back to the power
supply. A large value shunt capacitor and/or a series inductor
may be used to reject the harmonic currents. The matching
network is to be adjusted to optimize the system performance.
An optional isolator can be added between the hybrid com-
biner and the power splitter to improve the isolation. Appar-
ently, the simplest case is that the input signal is a continuous
wave, where the signal magnitude is constant. To simplify the
analysis, an ideal resistive model is assumed for the Schottky
diode, i.e. the fixed on-resistance Rd in series with the built-in
potential Vd, the infinite off-resistance, and a negligible shunt
capacitance. All other components are assumed ideal. The
analysis starts from the diode side. Each Schottky diode con-
ducts at an angle of 2. The current though the upper diode
can be written in the following form[6]:
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where Vpk is the peak signal voltage applied to the diode, Vsup
is the power supply voltage and c is the carrier frequency of
the input signal. So the upper diode conduction angle  can
be determined by
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The input signal is a periodic function with a period of 2	.
In the actual circuit, the transmit signal is not only a signal
with one carrier frequency (fundamental frequency), but also
a sum signal of higher order frequencies (harmonic frequen-
cies) because of the non linearity of the recycling network. So
the actual diode current can be written as a Fourier series. For
the simplest case, the diode current can be expanded as the
following Fourier series
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where ik is the kth-order harmonic of the diode current. The
DC-component of the upper diode is thus given by
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The fundamental component and the higher order har-
monics of the upper diode current are
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Obviously, the fundamental components and all odd-or-
der harmonic current of the two diodes are 180° out of phase,
and hence cancel out. Only the DC components and even-or-
der harmonics are left. A large value shunt capacitor may be
sufficient to short the harmonic currents to the ground. A
series inductor may be added to better help reject the har-
monic current out of the power supply. In practice, microstrip
lines are used instead of the capacitor. The recycled portion of
the power is hence
P i Vr  2 0 sup. (12)
The RF-DC conversion is a strongly nonlinear process. In
such a case, the large signal impedance of the device is usually
estimated by the fundamental component of the voltage and
current waveforms. The fundamental component of the up-
per diode current at carrier frequency is
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The available power to the recycling network needs to be
known in order to calculate the recycling efficiency. An isola-
tor can be placed between the two hybrids to eliminate the
reflection wave back to the two power amplifiers. Now looking
from the first hybrid ( see Fig. 3), the load is alwaysmatched to
50 , while looking from the seconde hybrid, the isolator acts
like an ideal voltage source Vs in series with an internal resis-
tance of 50 . Thus the source voltage is
V V Z I nV
Z i
ns pk
   1 0 1
0 12 2 , (14)
where the scaling factor n results from the 1: n matching net-
work and 2 comes form the fact that the hybrid is a power
addition device. The power available to the recycling network
Pava is
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So the recycling efficiency is
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If we only account for the fundamental components, we
can obtain the input impedance of the recycling network
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So the input impedance of the recycling network and the
recycling efficiency vary with the diode conduction angle,
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which is in fact determined by the power delivered to the recy-
cling network. The reflection coefficient of the recycling
network is
in
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The V SWR is thus, according its standard definition
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Fig. 4 and Fig. 5 show the 3D plots of the recycling effi-
ciency and reflection coefficient as a function of the imped-
ance transform ratio n of the matching network and the
source available power Pava with the following parameters:
Vsup  30 V, Vd  1.6 V and Rd  4.8 . It is clear that there
is a close relationship between the optimum recycling effi-
ciency and the lowest reflection coefficient.
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Fig. 4: Recycling efficiency as a function of n and available power
Fig. 5: Reflection coefficient as a function of n and available power
3 Measured results and discussion
The power recycling circuit and the 180° hybrid ring cou-
pler of Fig. 3 were designed and simulated with Advanced
Design System (ADS) and fabricated onRT/Duroid 5880. The
measurement setup is illustrated in Fig. 6. The power ampli-
fier is used to provide the proper power level to the recycling
network, since the signal generator is not capable of deliver-
ing so much power. The directional coupler is used to moni-
tor the input power into the recycling network via the power
meter. The circulator is used to isolate the power amplifier
and the recycling network and enables the measurement of
the reflected power using the spectrum analyzer. The external
load simulates the power dissipation of the Class-S power
amplifier. The center frequency used for all tests is 2.45 GHz.
The DC current Irec is measured and the recycled power
calculated. For all measurements the supply voltage is kept
fixed at 30 V (25 V, 20 V) and the input power level is varied
to determine the power recycling efficiency. One of the recy-
cling circuits is optimized at 36 dBm input power for 30 V
power supply voltages with surface mount Schottky diodes
(HBAT540C). The layout of this circuit is shown in Fig. 7.
Fig. 8 and 9 show the measured results for recycling efficiency
andmeasured reflection coefficients as a function of the input
power for three different power supply voltages. The mea-
sured peak recycling efficiency is found to be 57.13 % for
a supply voltage of 20 V, 61.88 % for a supply voltage of 25 V
and 60.9 % for a supply voltage of 30 V. In order to test the
band width, the supply voltage and the input power level
were kept constant and the frequency was swept. The result is
shown in Fig. 10. The band width for this circuit is about
100 MHz. Another is optimized at 41 dBm input power for
30V power supply with the surface mount Schottky diodes
group (HSMS280E). The measured peak recycling efficiency
is found to be 62.7 % for 20 V supply, 63.4 % for 25 V supply,
and 63.7 % for 30 V supply.
4 Conclusion
The power recycling technique has been presented for the
optimum power combining network of the CLIER system.
This network acts as an RF-DC converter while maintaining
sufficient isolation. The analysis demonstrates that a proper
trade-off among the diodes, the power supply and the input
power of the recycling networks is critical for the performance
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50 
Fig. 6: Diode detector test setup
Fig. 8: Comparison of calculated, simulated and measured recycling efficiency as a function of input power level
Fig. 7: Photograph of the measured circuit optimized for 36 dBm
of the system. With the diode groups, two more recycling cir-
cuits were designed. The recycling efficiencies were optimized
for an input power level of 36 dBm and 41 dBm, respectively.
For all measurements, a peak recycling efficiency of about
60% was achieved. But problems arise due to excesively high
currents and voltages at the diodes. The measurement results
agree well with the simulations and still show some similarity
to the ideal case. This simple technique promises to improve
the power efficiency of the outphasing microwave power am-
plifier, while maintaining its high linearity performance.
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Fig. 9: Comparison of calculated, simulated and measured reflection coefficients as a function of input power level
